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This paper compares the operating capabilities of STATCOMs based on Modular Multilevel Cascaded
Converters (MMCC) using star and delta connections, with special attention to unbalanced load compen-
sation. Zero sequence voltage for star connection, and zero sequence current for delta, need to be applied
to overcome the phase cluster DC-voltage unbalance. Expressions are derived for both zero sequence ele-
ments as functions of the degree of load unbalance defined as the ratio of negative to positive sequence
load current. They show that the zero sequence voltage in star connection reaches a very high level as the
degree of load unbalance increases, making the MMCC DC-link voltage too high for correct functioning.
However the delta connected MMCC can cope with the high level of load current unbalance.
Experimental results are presented to validate this analysis.
 2017 Elsevier Ltd. All rights reserved.1. Introduction
The Voltage Source Converter (VSC) based-Static Synchronous
Compensator (STATCOM) is now an established and highly effec-
tive device for voltage control and reactive power compensation
in power networks [1–3]. Compared to its predecessors, such as
the thyristor-controlled SVC, the STATCOM has the advantages of
fast response, high flexibility and low harmonic injection to the
grid. With continuing changes in power systems, notably electric-
ity market deregulation, increasing interconnection and wider use
of the less predictable renewable energy sources, the need for
development of STATCOMs and other FACTS devices, such as Syn-
chronous Series Compensator (SSSC), Unified Power Flow Con-
troller (UPFC), becomes ever more pressing. Important aspects
are the selection of installation locations, the selection and optimal
parameter tuning for STATCOM and other FACTS devices, to deliver
high performance control of voltage and power and damp out dis-
turbances during transient states [4–6]. On the other hand, world-
wide interest has been drawn to Modular Multi-level Cascaded
Converters (MMCC) as possible next-generation inverters forSTATCOMs and many other applications [7–9] in medium and high
voltage (11 kV up to 200 kV) power systems. The commonly
accepted MMCC uses single-phase H-bridge VSCs as fundamental
building blocks which are serially stacked to form a phase limb.
The three-phase limbs of an MMCC may be in either star or delta
connection, hence being classified as Single-Star Bridge Converter
MMCC (SSBC-MMCC) and Single-Delta Bridge Converter MMCC
[10–12].
With proper control, STATCOMs can be equally capable for
unbalanced load mitigation. Typical causes of unbalance are large
single-phase loads such as traction drives, arc furnaces, adjustable
speed drives and switch-mode power supplies. Renewable energy
sources frequently appear as unbalanced generators, rather than
loads.
Such loads cause unbalanced line voltage drops, and hence
unbalanced network voltages at the point of common coupling.
All loads connected to the affected points would be supplied with
distorted unbalanced voltages, causing undesired effects of equip-
ment malfunction, resonance and even damage, and low power
factor and increased line losses and harmonics in power systems.
When using a STATCOM to compensate the unbalanced load cur-
rent, it should identify and then actively supply the required
negative-sequence component of the load current, thus re-
balancing the currents at the point of common coupling (PCC).
The STATCOM converters used for this application are typically
two-level H-bridge types with step-up transformers, [13,14] while
classical multilevel converters, such as Neutral Point Clamped
Nomenclature
List of Symbols and Abbreviations
vo, io zero sequence voltage and current
kir degree of Load unbalance, In/Ip
Ip, In positive and negative sequence currents
uip, uin positive and negative sequence current phase angles
Vp Supply side phase voltage
uvp Voltage phase angle
Id_ref reference converter positive sequence active current
VDC_avg average value of three phase sub-module capacitor volt-
ages
VDC_i average value of phase sub-module capacitor voltages,
where i = a, b, c or ab, bc, ca
nmp number of sub-modules per phase
Kp_dc, Ki_dc Active Current proportional and integral controller
gains
Kp_i, Ki_i cluster voltage balancing proportional and integral con-
troller gains per phases
VS Maximum Supply side voltage
VDC nominal sub-module capacitor voltage
is supply side current
vci converter cluster reference voltages where i = a, b, c or
ab, bc, ca
ici converter cluster currents where i = a, b, c or ab, bc, ca
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MMCC and SDBC-MMCC-based STATCOMs have been investigated
for use in unbalanced current compensation [16–21], though these
treatments are all for unbalance caused by PV power generation.
Benefits of MMCC-based STATCOMs over conventional topologies
are modularity and hence scalability, using their modular nature
to extend to any voltage level required without step-up transform-
ers [19–21], and good output voltage waveform quality at low
switching frequencies. The switching and clamping devices in an
MMCC can be rated at modular level, enabling it to use devices
rated at lower powers and withstanding lower voltage stresses.
However when an MMCC-based STATCOM operates under unbal-
anced loading it faces the challenge of DC-link voltage imbalance.
This is caused by non-zero active power flowing between the con-
verter phase limbs. Where the STATCOMs of two-level or classical
multilevel converters can have three phase limbs sharing a com-
mon dc-link, for MMCCs the stacked H-bridge modules have their
respective DC-capacitors isolated from each other, so no active
power exchange between phases is possible. Consequently DC-
link voltages may drift away from their desired levels, resulting
in STATCOM malfunction and excessive device stress or damage.
Various methods for addressing this problem have been investi-
gated [16,22,23]; one approach for SSBC MMCC is to inject a sinu-
soidal zero-sequence voltage to balance the power between phase
clusters[23,24]. This, however, restricts the STATCOM’s capability
in load unbalance compensation since the total DC-link capacitor
voltage available in each phase cluster is reduced. Other
approaches being proposed for extending the compensation level
are in the context of using MMCCs for grid-connected PV sys-
tems[25–28] where the idea is to inject a non-sinusoidal zero
sequence voltage with harmonic contents across each cluster. In
the case of the SDBC MMCC, the proposed approach has been to
inject a zero sequence current [15,20]. In [29], the authors gave a
detailed analysis on the limitations of various methods for both
the SSBC and SDBC MMCCs, assuming applications requiring active
power injection into the grid system and not yet treating reactive
power and unbalanced load compensation. Authors in [23] illus-
trated the relationship between the cluster voltage references
and the degree of current imbalance but not specifying the operat-
ing range of the SSBC inverter for unbalanced load compensation.
This paper investigates the MMCC STATCOM for both reactive
power and unbalanced current compensations. A new result from
the work is the detailed derivation of explicit expressions for the
zero sequence voltage as a function of the degree of load current
imbalance for the SSBC converter, and for zero sequence current
as a function of load current imbalance for the SDBC. These equa-
tions will enable the quantifications of the converter ratings
required or compensating a given degree of load unbalance. The
analysis will give the operation range limits of both types ofMMCC-STATCOMs when operating under unbalanced loading and
while performing voltage and power factor regulation.
The paper is structured as follows. Section 2 presents the circuit
configurations of the SSBC and SDBC MMCC when the building
blocks are either two-level H-bridge or three-level full-bridge fly-
ing capacitor converters (3L-FCC). Section 3 presents the problems
of unbalanced voltage caused by non-zero active power for both
types of STATCOMwhen compensating an unbalanced load. Subse-
quently their individual control schemes are discussed in Section 4.
In Section 5, the operating ranges of both SSBC and SDBC are anal-
ysed. To validate this analysis, experimental results are discussed
in Section 6.
2. Circuit configurations of MMCC–based STATCOMS
An MMCC-based STATCOMmay be in either star (SSBC) or delta
connections (SDBC) as illustrated in Fig. 1(a) and (b) respectively.
For SSBC the neutral points of the supply and converter sides are
not connected together. The basic cells in the phase clusters can
be either two level H-bridge (2L-HB) or three level flying capacitor
cells (3L-FCC). Both topologies, outlined below, have been used for
STATCOM applications [10,11].
3. Analysis of inter cluster DC-voltage imbalance
For both SSBC and SDBC MMCC-based STATCOMs, irrespective
of their cell topology, when they are used for unbalanced load com-
pensation, the problems of DC voltage imbalance between the
three phase clusters (inter-cluster) occurs. This is due to the com-
pensating negative sequence current generating a non-zero active
power inside the converter clusters thus resulting in sub-module
DC capacitor voltages to be unbalance. This imbalance can be anal-
ysed for both converter configurations as follows.
3.1. The SSBC MMCC-based STATCOM
The phase voltages at the point of common coupling (PCC) hav-
ing magnitude VP and phase angle uVP can be written as:
va ¼ VpejuVP ;vb ¼ Vpej uVP2p3ð Þ;vc ¼ Vpej uVPþ2p3ð Þ ð1Þ
For unbalanced load compensation the STATCOM reference
phase currents comprise a positive and negative sequence compo-
nents, IP and In, given as:
ira ¼ Ipejuip þ Inejuin
irb ¼ Ipej uip
2p
3ð Þ þ Inej uinþ2p3ð Þ
irc ¼ Ipej uipþ
2p
3ð Þ þ Inej uin2p3ð Þ
ð2Þ
(a) (b)
(c) 
(d)
L L L L L L 
Fig. 1. Two MMCC STATCOM systems: (a) SSBC, (b) SDBC and (c) 2L-FB, (d) 3L-FCC.
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negative sequence currents taking their respective PCC phase volt-
ages as references. Thus the total active power per phase cluster
is expressed as:
Pa ¼ R VpejuVP
 
Ipejuip þ Inejuin
   ¼ VpIp cos uVP uip |ﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ{zﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ}
First term
þVpIn cos uVP uinð Þ|ﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ{zﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ}
Second term
Pb ¼ R Vpej uVP2p3ð Þ
 
Ipej uip
2p
3ð Þ þ Inej uinþ2p3ð Þ
 h i
¼ VpIp cos uVP uip
 
|ﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ{zﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ}
First term
þVpIn cos uVP uin þ
2p
3
	 

|ﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ{zﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ}
Second term
Pc ¼ R Vpej uVPþ2p3ð Þ
 
Ipej uipþ
2p
3ð Þ þ Inej uin2p3ð Þ
 h i
¼ VpIp cos uVP uip
 
|ﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ{zﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ}
First term
þVpIn cos uVP uin 
2p
3
	 

|ﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ{zﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ}
Second term
ð3Þ
The first term in each of the above three expressions is the
active power due to positive-sequence current for compensating
converter losses. This power is taken from the grid and is equal
for the three phases and is regulated through the active power con-
trol as will be discussed in Section 4.1. The second terms are cross-
products of positive and negative sequence voltage and current,
they are non-zero and not equal. The isolated DC-links of the
stacked modules in each phase cluster do not allow active power
exchange between phases, resulting in inter cluster DC-link voltage
imbalance.
An effective method involves adding a common zero-sequence
voltage to the inverter star point M. such that the active power
generate by the zero sequence cancels out the effect of the non-
zero active power terms in each phases without interfering with
the three-phase voltage and current at the network side.3.2. The SDBC-based STATCOM
In this case the-per phase cluster powers are based on voltage
across each phase limb and current flowing through it. Note thatthe line-to-line voltage at PCC vab corresponds to converter delta
phase limb voltages vpDn (n = a, b, c) and are expressed as:
vpDa ¼ vab ¼ va  vbð Þ ¼
ﬃﬃﬃ
3
p
Vpej uVPþ
p
6ð Þ
vpDb ¼ vbc ¼ vb  vcð Þ ¼
ﬃﬃﬃ
3
p
Vpe
j uVPp2ð Þ
vpDc ¼ vca ¼ vc  vað Þ ¼
ﬃﬃﬃ
3
p
Vpej uVPþ
5p
6ð Þ
ð4Þ
irab ¼ 1ﬃﬃ3p Ipej uipþp6ð Þ þ Inej uinp6ð Þ 
irbc ¼ 1ﬃﬃ3p Ipej uipp2ð Þ þ Inej uinþp2ð Þ 
irca ¼ 1ﬃﬃ3p Ipej uipþ5p6ð Þ þ Inej uin5p6ð Þ 
ð5Þ
So the active power per phase is given as:
Pab ¼ R
ﬃﬃﬃ
3
p
Vpej uVPþ
p
6ð Þ
 
1ﬃﬃ
3
p Ipej uipþ
p
6ð Þ þ Inej uinp6ð Þ
  h i
¼ VpIp cos uVP uip
 
|ﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ{zﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ}
First term
þVpIn cos uVP uin þ
p
3
 
|ﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ{zﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ}
Second term
Pbc ¼ R
ﬃﬃﬃ
3
p
Vpe
j uVPp2ð Þ
 
1ﬃﬃ
3
p Ipe
j uipp2ð Þ þ Inej uinþp2ð Þ
  h i
¼ VpIp cos uVP uip
 
|ﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ{zﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ}
First term
þVpIn cos uVP uin þ pð Þ|ﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ{zﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ}
Second term
Pca ¼ R
ﬃﬃﬃ
3
p
Vpej uVPþ
5p
6ð Þ
 
1ﬃﬃ
3
p Ipej uipþ
5p
6ð Þ þ Inej uin5p6ð Þ
  h i
¼ VpIp cos uVP uip
 
|ﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ{zﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ}
First term
þVpIn cos uVP uin þ
5p
3
	 

|ﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ{zﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ}
Second term
ð6Þ
Similar to the SSBC case the non-zero and non-equal active
powers expressed by the second terms of the above power equa-
tions would cause cluster DC-voltages imbalance and the method
to overcome this is to inject a zero sequence current io through
the converter phase clusters to ensure the active power due to neg-
ative current across each cluster is nullified.
4. Inter cluster voltage balancing control
As mentioned earlier the voltage balance control for SSBC con-
figuration relies on deriving zero-sequence voltage vo and that for
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on evaluating the required phase powers Pa⁄, Pb⁄, Pc⁄ (cluster active
powers) which can ensure balanced phase-cluster voltages using
voltage feedback loops. These active power evaluations are dis-
cussed below.
4.1. Active power/current evaluation
As shown in (3) and (6) respectively, there are two active power
elements flowing through each phase limb. The first element, due
to compensating converter losses, depends on the active current,
Id_ref, required for maintaining the average value of the three
phase-limb DC-bus voltages to the nominal level. This current
can be evaluated using the well-known DC-bus voltage feedback
control scheme as illustrated in Fig. 2(a). Obtaining the average
value, VDC_avg, of the three phase-limb DC-link voltages requires
calculating per phase limb average DC voltage. This can be done
by averaging the measured individual module voltages within
the corresponding phase chain, so the DC-link average voltages
for each phase are given respectively as:
VDC a ¼ 1nmp
Xnmp
i¼1
VDC ia;VDC b ¼ 1nmp
Xnmp
i¼1
VDC ib;VDC c
¼ 1
nmp
Xnmp
i¼1
VDC ic ð7Þ
where nmp denotes the number of sub-modules per phase and
VDC_avg can be evaluated as:
VDC avg ¼ VDC a þ VDC b þ VDC c3 ð8Þ
For the second power element which is the negative sequence
active power relies on implementing a cluster voltage balancing
control scheme since it is this power flowing in and out of each
converter phase limb causing the imbalance of the phase limb
DC-link voltages. As shown in Fig. 2(b) this cluster voltage balanc-
ing control consist of three PI regulators respectively for each
phase limb. The reference voltage for the three voltage controllersFig. 2. Active power/current compensation controllers: (a) Active current compen-
sation controller and (b) cluster voltage balancing controller.is the same average voltage VDC_avg evaluated in (8) and feedback
voltages are the respective phase limb average voltages (i.e. VDC_a,
VDC_b and VDC_c) as derived by (7). The output of each regulator
generates the reference active power for the corresponding phase
of the STATCOM converter and will be used to determine the com-
mon zero sequence components to be injected in both
configurations.
4.2. SSBC: zero-sequence voltage vo estimation
Estimation of vo follows the principle that the sum of active
power caused by the injected zero sequence voltage and that of
existing active power expressed in (3) should balance the reference
powers from cluster voltage control loop in Fig. 2(b). Thus the
equations for power across each phase including the term due to
vo are written as:
Pa ¼ R VpejuVP þ Voejuo
 
Ipejuip þ Inejuin
  
¼ VpIp cos uVP uip
 
þ VpIn cos uVP uinð Þ
þVoIp cos uo uip
 
þ VoIn cos uo uinð Þ
Pb ¼ R Vpej uVP2p3ð Þ þ þVoejuo
 
Ipe
j uip2p3ð Þ þ Inej uinþ2p3ð Þ
 h i
¼ VpIp cos uVP uip
 
þ VpIn cos uVP uin þ 2p3
 
þVoIp cos uo uip þ 2p3
 
þ VoIn cos uo uin  2p3
 
Pc ¼ R Vpej uVPþ2p3ð Þ þ þVoejuo
 
Ipej uipþ
2p
3ð Þ þ Inej uin2p3ð Þ
 h i
¼ VpIp cos uVP uip
 
þ VpIn cos uVP uin þ 2p3
 
þVoIp cos uo uip þ 2p3
 
þ VoIn cos uo uin  2p3
 
ð9Þ
Any two of the above three power equations can be used to
determine the amplitude and phase angle of vo. Assuming the first
two are used they can be written as:
VoIp cos uo uip
 
þ VoIn cos uo uinð Þ
¼ Pa  VpIp cosðuVP uipÞ þ VpIn cosðuVP uinÞ
 
VoIp cos uo uip þ 2p3
 
þ VoIn cos uo uin  2p3
 
¼ Pb  ðVpIp cosðuVP uipÞ þ VpIn cosðuVP uin þ 2p3 ÞÞ
ð10Þ
and their more compact forms are given as:
Xa1Vocosuo þ Xa2Vosinuo ¼ Pa  Xa3
Xb1Vocosuo þ Xb2Vosinuo ¼ Pb  Xb3
ð11Þ
Simplifying (11) yields:
Vo ¼ Pa  Xa3ð ÞXa1 cosuo þ Xa2 sinuo
ð12Þ
uo ¼ arctan
Pa  Xa3ð ÞXb1  Pb  Xb3ð ÞXa1
Pb  Xb3ð ÞXa2  Pa  Xa3ð ÞXb2
 
ð13Þ
where ðXa1 ¼ Ipcosuip þ Incosuin;Xa2 ¼ Ipsinuip þ Insinuin,
Xa3 ¼ VpIp cos uVP uip
 
þ VpIn cos uVP uinð Þ
Xb1 ¼ Ipcos uip 
2p
3
	 

þ Incos uin þ
2p
3
	 

;Xb2
¼ Ipsin uip 
2p
3
	 

þ Insin uin þ
2p
3
	 

;
Xa3 ¼ VpIp cos uVP uip
 
þ VpIncos uVP uin þ
2p
3
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vo ¼ Vo sin wt uoð Þ ð14Þ
where h ¼ xt is the synchronous rotating angle created by the
phase locked loop (PLL).
4.3. SDBC: zero-sequence current io estimation
In this case the cluster active powers evaluated from voltage
feedback control (Fig. 2(b)) are Pab, Pbc and Pca, and are equal to
the sum of active power caused by the injected zero sequence cur-
rent io and that of existing active power expressed in (6), thus we
have,
Pab ¼ R
ﬃﬃﬃ
3
p
Vpej uVPþ
p
6ð Þ
 
1ﬃﬃ
3
p Ipej uipþ
p
6ð Þ þ Inej uinp6ð Þ
 
þ Ioejuo
 h i
¼ VpIp cos uVP uip
 
þ VpIn cos uVP uin þ p3
 
þ
ﬃﬃﬃ
3
p
VpIo cos uVP uo þ p6
 
Pbc ¼ R
ﬃﬃﬃ
3
p
Vpe
j uVPp2ð Þ
 
1ﬃﬃ
3
p Ipe
j uipp2ð Þ þ Inej uinþp2ð Þ
 
þ Ioejuo
 h i
¼ VpIp cos uVP uip
 
þ VpIn cos uVP uin þpð Þ
þ
ﬃﬃﬃ
3
p
VpIo cos uVP uo  p2
 
Pca ¼ R
ﬃﬃﬃ
3
p
Vpej uVPþ
5p
6ð Þ
 
1ﬃﬃ
3
p Ipej uipþ
5p
6ð Þ þ Inej uin5p6ð Þ
 
þ Ioejuo
 h i
¼ VpIp cos uVP uip
 
þ VpIn cos uVP uin þ 5p3
 
þ
ﬃﬃﬃ
3
p
VpIo cos uVP uo þ 5p6
 
ð15Þ
Any two power equations above can be used to determine the
amplitude and phase angle of io, and the first two are chosen they
can be written as:ﬃﬃﬃ
3
p
VpIo cos uVP uo þ p6
  ¼ Pab  VpIp cos uVP uip 
þVpIn cos uVP uin þ p3
 Þﬃﬃﬃ
3
p
VpIo cos uVP uo 
p
2
 
¼ Pbc  VpIp cos uVP uip
 
þVpIn cos uVP uin  pð Þ

ð16Þ
and their more compact forms are given as:
Xab1Iocosuo þ Xab2Iosinuo ¼ Pab  Xab3
Xbc1Iocosuo þ Xbc2Iosinuo ¼ Pbc  Xbc3
ð17Þ
where Xab1 ¼
ﬃﬃﬃ
3
p
Vpcos uVP þ p6
 
;Xab2 ¼
ﬃﬃﬃ
3
p
Vpsin uVP þ p6
 
,
Xab3 ¼ VpIp cos uVP uip
 
þ VpIn cos uVP uin þ
p
3
 
Xbc1 ¼
ﬃﬃﬃ
3
p
Vpcos uVP 
p
2
 
;Xbc2 ¼
ﬃﬃﬃ
3
p
Vpsin uVP 
p
2
 
;
Xa3 ¼ VpIp cos uVP uip
 
þ VpIncos uVP uin  pð Þ
From (17) the zero sequence current amplitude and phase angle
can be derived as:
Io ¼ Pab  Xab3ð ÞXab1 cosuo þ Xab2 sinuo
ð18Þ
uo ¼ arctan
Pab  Xab3ð ÞXbc1  Pbc  Xbc3ð ÞXab1
Pbc  Xbc3ð ÞXab2  Pab  Xab3ð ÞXbc2
 
ð19Þ
and its time domain instantaneous formular is expressed as
io ¼ Io sin wt uoð Þ ð20ÞFig. 3 shows the flowchart of the control algorithm for both
SSBC and SDBC STATCOMs for performing reactive power and
unbalanced load compensations. Firstly the negative sequence
and positive sequence reactive currents are extracted from
the measured load current, leaving only the positive sequence
active currents which will be supplied by the source at PCC. Mean-
while the required active current due for the overall sub-module dc
capacitor voltage balancing is computed. Both these current ele-
ments are combined to form the STATCOM reference value for its
current control. The next step involves evaluating the magnitude
and angle of zero sequence components (vo for SSBC and io for
SDBC). These use the currents evaluated from the first step, PCC
voltages and the inter-cluster active powers and apply Eqs. (12)
and (13) or (18) and (20). The calculated zero sequence compo-
nents are then combined with the reference converter voltages
obtained from the current control loop, forming the reference volt-
age signals required by the PWM scheme for the converter switch-
ing control.
5. Analysis and comparison of operation ranges
There is an adverse effect caused by injecting the common zero
sequence voltage and current respectively to SSBC and SDBC
converters for balancing their inter phase cluster sub-module
DC-link voltages. That is the capability of the converters in
compensating the grid unbalanced load may be reduced due to
the total DC-link capacitor voltage/current available in each cluster
being limited. This can be analysed by investigating the variations
of vo and io as functions of the degree of load unbalance which is
defined by the modulus of ratio of negative and positive sequence
currents give as:
Kir ¼ InIp ð21Þ5.1. SSBC: zero sequence voltage VS degree of unbalance
The amplitude and phase angle of the sinusoidal zero sequence
voltage vo are expressed respectively by Eqs. (12) and (13), substi-
tuting their corresponding terms in (14) and expanding sine term
using trigonometric identity gives-
vo ¼ Pa  Xa3ð ÞXa1 cosuo þ Xa2 sinuo
sinxtcosuo þ cosxtsinuoð Þ ð22Þ
Dividing the RHS term numerator and denominator by cosuo
gives;
vo ¼ Pa  Xa3ð ÞXa1 cosuo þ Xa2 tanuo
sinxt þ cosxttanuoð Þ ð23Þ
According to uo given by (13),
tanuo ¼
Pa  Xa3ð ÞXb1  Pb  Xb3ð ÞXa1
Pb  Xb3ð ÞXa2  Pa  Xa3ð ÞXb2
 
ð24Þ
Substituting tan uo in (23) by the above expression and rear-
range we have;
vo ¼ Pb  Xb3ð ÞXa2  Pa  Xa3ð ÞXb2½ sinxt þ Pa  Xa3ð ÞXb1  Pb  Xb3ð ÞXa1½ cosxtXa2Xb1  Xa1Xb2
 
¼ N
D
ð25Þ
Simplifying (25) to show explicitly the variation of vo with
respect to Ip and In, we process its numerator (N) and denominator
(D) separately, and combine the results, the derivation process is
given in Appendix A. The derived expression for vo as a function
of IP and In is given as:
Fig. 3. Flowchart of Single cell MMCC for unbalanced load compensation.
Fig. 4. Zero sequence voltage plots: (a) Relationship between vo/Vp, degree of unbalance In/Ip, and the phase angle of the negative sequence current uin with Vp = 230 V and
(b) Zero sequence voltage vo, versus degree of unbalance Kir at uin ¼ p=6 radðMax:LimitÞ.
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Fig. 5. Zero sequence current plots: (a) Relationship between the zero sequence
current io, degree of unbalance In/Ip, and the phase angle of the negative sequence
current uin at In and Ip maximum equals 1A and (b) Relationship between the zero
sequence current io, and degree of unbalance In/Ip, at uin ¼
p=12 radðMin:LimitÞ and 5p=12 radðMax:LimitÞ.
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3
p
I2p 1 K2ir
  Ip Aa1 cos xt þuip  2p3
	 

 Ab1 cos xt þuip
 	 
	
þIn Aa1 cos xt þuin þ
2p
3
	 

 Ab1 cos xt þuinð Þ
	 


ð26Þ
where Aa1 and Ab1 are the power terms as expressed in Appendix A.
As seen from (26), vo is inversely proportional to the difference
of the degree of unbalance Kir squared subtracted from 1 and
directly proportional to the real components of the positive and
negative sequence reference currents. This means that the magni-
tude of vo increases with Kir increment. In the rare case when
In  Ip;Kir  100%;vo !1. The operating range of a star con-
nected STATCOM is limited by the voltage capability of each phase
cluster. When compensating a highly unbalanced load, vo is added
to each converter phase voltage to ensure the inter cluster voltages
being balanced. However, addition of vo leads to the converter
phase voltage exceeding its rated level, therefore resulting in the
SSBC operating in over-modulation mode or even becoming
uncontrollable.
The relationship between the ratio of vo to phase voltage (vo/
Vp), degree of unbalance Kir, and the phase angle of the negative
sequence current uin is shown in Fig. 4(a). It can be observed that
the magnitude of the cluster DC-link voltage must be rated higher
than Vp under unbalanced current compensation because vo
increases beyond Vp as Kir increases. The zero sequence voltage
is mainly determined by Kir but independent of the magnitude of
the compensated reference currents.
The maximum value of vo is generated at specific phases
uin ¼ p=2 rad;p=6 rad and 2p=3 rad while minima occur at
uin ¼ p=2 rad; p=6 rad and  2p=3 rad. Fig. 4(b) shows that at
uin ¼ p=6 radðMax:LimitÞ, the zero sequence voltage increases to
about 9 p.u at Kir = 0.9, beyond this value, a steep increase of vo
occurs and is illustrated in Fig. 4(b).
For a purely reactive current compensated along with unbal-
ance current, the phase angle of the positive sequence current
uip ¼ p=2 rad and power loss is also assumed negligible
(Pa ¼ Pb ¼ Pc ¼ 0). With the mentioned assumption, the zero
sequence voltage is simplified and given as:
vo ¼ 2VpKirﬃﬃﬃ
3
p
1 K2ir
  ﬃﬃﬃ3p
2
Kir cosuin  0:5
 !
sin xt þuinð Þ
 
þ
ﬃﬃﬃ
3
p
þ 1
2
Kir cosuin  0:5 sinuin
 !
cos xt þuinð Þ
!
ð27Þ
This equation establishes the dependency of vo on the degree of
load unbalance without taking into consideration the magnitude of
the compensated positive and negative sequence currents.
5.2. SDBC: zero sequence current VS degree of unbalance
The relationship of iowith degree of unbalance compensated for
SDBC-based STATCOM can also be derived. Substituting (18) into
(20) yields,
io ¼ Pab  Xab3ð ÞXab1 cosuo þ Xab2 sinuo
sinxtcosuo þ cosxtsinuoð Þ ð28Þ
Dividing throughout by cosuo gives:
io ¼ Pab  Xab3ð ÞXab1 cosuo þ Xab2 tanuo
sinxt þ cosxttanuoð Þ ð29Þ
Substitution of tanuo from (19) into (29) gives
io ¼ ½ Pbc  Xbc3ð ÞXab2  Pab  Xab3ð ÞXbc2sinxt þ ½ Pab  Xab3ð ÞXbc1  Pbc  Xbc3ð ÞXab1cosxtXab2Xbc1  Xab1Xbc2
 
¼ N
D
ð30ÞThe solution of the instantaneous zero sequence current is:
io ¼ 23 IP
Pab
VPIP
 cosuip 
1
2
Kircosuin 
ﬃﬃﬃ
3
p
2
Kirsinuin
 !"
cos xt  p
2
 
 Pbc
VPIP
 cosuip þ Kircosuin
	 

cos xt þ p
6
 
ð31Þ
The simplification of (29), (30) are given in Appendix B, (31)
shows that io depends on the Kir, Ip and power ratios Pab/ IpVp
and Pbc/ IpVp respectively. Eq. (31) shows that the magnitude of
io flowing in the delta-configured three-phase limbs is solely
dependent on the values of the compensated current Ip and
Kir. The equation shows that, for any degree of load unbalance
io can be found for any degree of unbalance. The operating
range of a delta-connected STATCOM is still limited by the
degree of load unbalance to be compensated. This limitation is
determined by the maximum current flowing in each converter
cluster since it is a summation of io and the cluster compen-
sated currents.
The relationship between the ratio of io to the phase cluster
rated current (io/I), degree of unbalance Kir, and the phase angle
of negative sequence current uin is shown in Fig. 5(a). It can be
observed that the current rating of the SDBC MMCC must be rated
higher than its balanced rating under unbalanced compensation
currents because io increases as Kir increases. For this analysis
the converter line current is rated at 2A.
For a purely reactive current compensated along with unbal-
ance current, the phase positive sequence current uip ¼ p=2 rad
and power loss is also assumed negligible (Pab ¼ Pbc ¼ Pca ¼ 0).
With the mentioned assumption, the zero sequence current is sim-
plified and given as:
Fig. 6. Comparison between Zero sequence current and voltage for the same Kir = In/Ip condition at their maximum limits.
Table 1
Experimental circuit parameters.
Configuration SSBC SDBC
Max. phase voltage VS 60 V
Line frequency f 50 Hz
Number of modules per phase cluster 2
Nominal module capacitor voltage VDC 50 V 70 V
Nominal flying capacitor voltage Vfc 25 V 35 V
AC inductor L 10 mH
Module Capacitor 1120 mF
Flying Capacitor 560 mF
Carrier frequency fc 750 Hz
Equivalent switching frequency 6000 Hz
Rated Power S 1.05 KVA
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3
p cos xt uinð Þ ð32Þ
Eq. (32) establishes the dependency of the current circulating
around the delta converter solely on the negative sequence
current In.
Another factor that influences the magnitude of io is uin which
defines the relationship between the negative sequence active and
reactive currents. The maximum value of the zero sequence current
is generated at specific angles ofuin ¼ 5p=12 rad and  7p=12 rad
whileminimumvalues atuin ¼ p=12 rad and 11p=12 rad respec-
tively. Fig. 5(b) shows that at uin ¼ p=12 radðMin:LimitÞ
and 5p=12 radðMax:LimitÞ, the zero sequence current rises linearly
during Kir intervals of 0 to 1.
Fig. 6 contrasts the increases of vo and io as Kir raises from 0 to
0.9. Note that the vertical axes on the right and left hand sides rep-
resents the magnitudes of io and vo respectively. At the level of
unbalance when Kir = 0.9, one can see that io is only 0.5 pu, hence
50% of the phase nominal value, however vo is 9 pu, 9 times of the
nominal voltage value!. From this plot, it is clear that the required
magnitude of zero sequence current for balancing the inter-cluster
capacitor voltage of the SDBC is far lower than the zero sequence
voltage required for SSBC.Fig. 7. Photograph of L6. Experimental results
Experimental validations of the above analysis have been per-
formed on a scale-down MMCC STATCOM built in the laboratory.
The experimental prototype built in the laboratory is shown in
Fig. 7. The prototype uses three phase MMCC with each phase clus-
ter consisting of two series connected three level flying capacitor
converter modules. The detailed system parameters of the experi-
mental set up are given in Table 1. The choice of filter inductor isaboratory set-up.
O.J.K. Oghorada, L. Zhang / Electrical Power and Energy Systems 95 (2018) 341–352 349according to switching harmonic spectra due to converter PWM
modulation technique. Also, the sub-module capacitors were
selected to ensure that their voltage ripples should not exceed
±10% of its nominal voltage rating. The inter-cluster balancing
proportional and integral control gains across each phase are
Kp_a = Kp_b = Kp_c = 0.5 and Ki_a = Ki_b = Ki_c = 10.
The converter is controlled by a digital signal processor (DSP-
TMS320C6713) combined with a Field Programmable Gate Array
(FPGA-ActelProAsic III) connected on the DSP’s external memory
interface. The DSP calculates the converter voltage reference sig-
nals whilst the FPGA generates the PWM gating signals.
The degree of unbalance Kirwas set up to 0.7. Figs. 8 and 9 show
the experimental results for star and delta configurations respec-
tively. The order of display is as follows: (a) shows Kir variation;
(b) and (c) graphs display the supply PCC end voltage and current;
(d) and (e) graphs showconverter cluster voltages, and the converter
cluster currents, iCabc (star) and iCab,bc,ca (delta). The sub-moduleDC-
link capacitor voltages, Vdc_abc (star) and Vdc_ab,bc,ca (delta), are
shown in (f) andfinally the zero sequencevoltageor currentdenoted
as vo (star), io (delta) respectively is displayed in (g).
For both configurations (0 < t < 0.1 s), the STATCOM performs
only reactive power compensation. From t = 0.1 s, the STATCOM
controller compensates load unbalance, by increasing Kir in steps
of 0.21, 0.105, 0.075 and 0.05 up to 0.65 in Fig. 8, and in steps of
0.175 up to 0.7 in Fig. 9.Fig. 8. Operating behaviour of SSBC unFig. 8 shows the SSBC-based STATCOM can adequately compen-
sating for Kir up to 0.6 (0.1 < t < 0.5 s). It is observed that from
Kir = 0.21, the converter starts supplying unbalanced load current
(Fig. 8(e)) to compensate load unbalance, its terminal voltage
becomes unbalanced (Fig. 8(d)), and vo starts increasing (Fig. 8
(g)). In this case the DC-link voltages are maintained at their nom-
inal ratings (50 V) as seen in Fig. 8 (f). When Kir increases to 42%
(0.2 < t < 0.3 s), converter terminal phase voltage becomes more
unbalanced, hence pushing higher unbalanced current to re-
balanced the current at PCC (Fig. 8(c)), the magnitude of vo reaches
30 V which is 50% of the converter phase nominal voltage, causing
the maximum phase voltage value rising from nominal 60 V to
90 V. Further increasing the load unbalance level from Kir = 42%
up to 60%, (t < 0.5 s), the converter can still re-balance the current
at PCC, even with higher maximum phase voltages due to the
required zero sequence voltage v0 reaches 80% of the nominal
phase voltage level. This is because the DC-link voltages are still
held to their nominal levels. However the stable compensation
operation cannot be maintained when Kir > 60%. Taking Kir = 65%
(0.5 < t < 0.6 s) as an example for this case, it can be seen that the
reference voltage for phase c (highlighted as red) exceeds its nom-
inal value (see Fig. 8(d)) resulting from the zero sequence voltage
reaching 60 V as shown in Fig. 8(g). The DC-link voltages become
uncontrollable as shown in Fig. 8(f), thus resulting in distorted cur-
rents injected into the grid as seen in Fig. 8(c)).der unbalance Load compensation.
Fig. 9. Operating behaviour of SDBC under unbalance Load compensation.
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compensated as observed in Fig. 9. This results in the PCC
current adequately balance (see Fig. 9(c)) also, the sub-module
capacitor voltages are maintained at their rated values as shown
in Fig. 9(f).
The modulation technique applied in controlling the MMCC
STATCOM is the multilevel phase-shifted PWM (PS-PWM) scheme.
This has been tested for this converter topology of 2 FCC sub-
modules (effective 4H-bridge sub-modules) per phase as presented
in one of authors’ previous publications [11]. Though the carrier
frequency per module is 750 Hz, the PS-PWM results in the har-
monics in the MMCC phase voltage waveform being eight times
of the carrier frequency and its sidebands, hence the most signifi-
cant harmonic frequency is 750  8 = 6000 Hz and those of its side-
bands. Two plots showing the converter voltage waveform and its
harmonic spectra with THD of 10.39% are presented in Fig. 10. The
converter phase voltage spectra diagram shows clearly the har-
monic frequencies at the specified frequency values.
To highlight the effectiveness of the STATCOM controller in
compensating the positive sequence reactive current and negative
sequence current at PCC, the power quality performance is shown
through spectrum plot of the supply end current when using SDBC
STATCOM. Fig. 11 shows that at the full compensation the current
THD is a low 4.13%. This gives a clear indication of good power
quality performance, since the voltage at PCC is assumed well-
balanced and harmonic free. The SSBC case is not displayedbecause its capability is limited, thus resulting in injected distorted
current when its sub-module capacitor voltages are unstable.
7. Conclusion
This paper investigated the capabilities of MMCC-based STAT-
COMs for load unbalance compensation, and covered both star
(SSBC) and delta (SDBC)-connected STATCOMs. This study has
shown the following:
1. For effective compensation of unbalanced load current, the star-
connected MMCC-STATCOM requires injection of zero sequence
voltage vo, and the delta-connected requires zero sequence cur-
rent io.
2. New equations were derived for vo as a function of the degree of
load imbalance Kir = In/Ip for the SSBC converter, and for io as a
function of Kir for the SDBC.
3. This study concluded that the SSBC converter has limited capa-
bility for unbalanced load compensation compared to the SDBC.
This is because vo rises with the degree of load unbalance as
measured by Kir, and may results in the converter phase voltage
rising above its rated level and unbalanced converter phase ref-
erence voltages. For the SDBC converter, the io expression
shows that an increase in Kir results in a small increase in the
phase cluster current. Even with Kir reaching 100%, io does
not exceed 35% of the nominal value.
Fig. 11. Supply end phase current THD during full compensation of SDBC.
Fig. 10. (a) SDBC phase cluster voltage and (b) phase spectrum at full compensation.
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an MMCC STATCOM with six modules. (Two per phase).
In summary, the SDBC offers superior capability in achieving
unbalanced load compensation in comparison to the SSBC-based
STATCOM. In future work it is planned to extend the SSBC’s oper-
ational limit by injecting third order harmonics in its zero
sequence voltage vo.
Appendix A
A.1. Continuation of vo simplification
N and D are expressed in (A.1) and (A.2) asN ¼ Pb  Xb3ð ÞXa2  Pa  Xa3ð ÞXb2sinxt þ ½ Pa  Xa3ð ÞXb1½
 Pb  Xb3ð ÞXa1cosxt ðA:1Þ
D ¼ Xa2Xb1  Xa1Xb2 ðA:2Þ
Substitution of Xa1, Xa2, Xb1 and Xb2 into N and D yields
N ¼ Pa  Xa3ð Þ IP cos xt þuip 
2p
3
	 

 In cos xt þuin þ
2p
3
	 
	 

 Pb  Xb3ð Þ IP cos xt þuip
 
 In cos xt þuinð Þ
 
ðA:3Þ
D ¼
ﬃﬃﬃ
3
p
2
I2p  I2n
 
ðA:4Þ
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uVP ¼ 0 yields,
vo ¼ 2ﬃﬃﬃ
3
p
I2p 1 K2ir
  Ip Aa1 cos xt þuip  2p3
	 
		
Ab1 cos xt þuip
 
þ In Aa1 cos xt þuin þ
2p
3
	 
	
Ab1 cos xt þuinð Þ

ðA:5Þ
where Aa1¼ paVPIP cosuiPVPIn cosuin and Ab1 ¼pbVPIP cosuiPþ
1
2VPIn cosuin
ﬃﬃ
3
p
2 VPIn sinuin.Appendix B
B.1. Continuation of io simplification
The numerator (N) and denominator (D) are simplified by sub-
stituting Xab1, Xab2, Xbc1 and Xbc2 into (B.1) and (B.2) respectively.
N ¼ Pbc  Xbc3ð ÞXab2  Pab  Xab3ð ÞXbc2sinxt½
þ½ Pab  Xab3ð ÞXbc1  Pbc  Xbc3ð ÞXab1cosxt ðB:1Þ
D ¼ Xa2Xb1  Xa1Xb2 ðB:2Þ
Substitution of Xab1, Xab2, Xbc1 and Xbc2 into N and D yields
N ¼
ﬃﬃﬃ
3
p
VP Pab  Xab3ð Þ cos xt  p2
 
 Pbc  Xbc3ð Þ cos xt þ p6
 h i
ðB:3Þ
D ¼ 3
ﬃﬃﬃ
3
p
2
V2p ðB:4Þ
Combining N and D new terms in (31) with PCC voltage angle
uVP ¼ 0 yields,
io ¼ 23 IP
Pab
VPIP
 cosuip 
1
2
Kircosuin 
ﬃﬃﬃ
3
p
2
Kirsinuin
 !
cos xtp
2
 "
 Pbc
VPIP
 cosuip þ Kircosuin
	 

cos xtþp
6
 
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